



Research and Development Technical Report ECOM-77-2684-1

COMPUTER AIDED ENGINEERING OF SEMICONDUCTOR INTEGRATED CIRCUITS

J.D. Meindl, K.C. Saraswat, R.W. Dutton, J. F. Gibbons, W. Tiller, J.D. Plummer, B.E. Deal and T.I. Kamins

Integrated Circuits Laboratory
Stanford University
Stanford, California 94305

April 1978



Interim Report for Period 1 November 1976-30 April 1977

Distribution Statement

Approved for Public Release, Distribution Unlimited

Prepared for

ADVANCED RESEARCH PROJECTS AGENCY 1400 Wilson Boulevard Arlington, Virginia 22209

Contract No. DAA-B07-77-C-2684 ARPA Order No. 2985

ECOM 78 07 27 035

UNITED STATES ARMY ELECTRONICS COMMAND . FORT MONMOUTH, N.J.

NOTICES

Disclaimers

The findings in this report are not to be construed as an official Department of the Army position, unless so designated by other authorized documents.

The citation of trade names and names of manufacturers in this report is not to be construed as official Government indersement or approval of commercial products or services referenced herein.

Disposition

Destroy this report when it is no longer needed. Do not return it to the originator.

DD 1 JAN 73 1473
EDITION OF 1 NOV 65 IS OBSOLETE

UNCLASSIFIED	
SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)	
(18) (19) REPORT DOCUMENTATION PAGE	READ INSTRUCTIONS BEFORE COMPLETING FORM
1 GOVT ACCESSION NO.	3. RECIPIENT'S CATALOG NUMBER
ECOM 177-2684-1	
A HIPLE TAMO SUBTITION	THE OF HETORY & PERIOD COVERSO
Computer Aided Engineering of Semi-	Interim Report
conductor Integrated Circuits,	1 November 76 - 30 Apr 77
(10)	6. PERFORMING TORREST NUMBER
* Austria Biological Company	8 CONTRACT OR GRANT NUMBER(s)
J. D. Meindl, K.C. Saraswat, R.W. Dutton, J.F. Gibbons J.D. Plummer, B.E. Deal, R.R. Razon	
T.I. Kamins and W. Tiller.	ARPA Order 30 2985
9. PERFORMING ORGANIZATION NAME AND ADDRESS Integrated Circuits Laboratory	10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS
Stanford University	6.1 1T1 61101 A 00A 00
Stanford, California 94305	690000.211.13.27.00
11. CONTROLLING OFFICE NAME AND ADDRESS	Apr 1078 84
Advanced Research Projects Agency (ARPA)	19. SECONITY CLASS. (of this report)
1400 Wilson Blvd.	W-1
Arlington, Virginia 22209	Unclassified (12) 89
14 MONITORING AGENCY NAME & ADDRESS (if diff. from Controlling Office) U.S. Army Electronics Command	J. P.I
Attn: DELET-I	150. DECLASSIFICATION DOWNG BARING
Fort Monmouth, New Jersey 07703	
16. DISTRIBUTION STATEMENT (of this report)	
Approved for public release: distribution unlimit	d.
DIMILITATION I	17001
PO 17161101 ADDA	400
17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different f	rom report)
18 SUPPLEMENTARY NOTES	
This research was sponsored by the Defense Advance	ed Research Projects Agency
(DARPA) pursuant to ARPA Order No. 2985, dated 18	February 1975, Program
Code W15P87. 19. KEY WORDS (Continue on reverse side if necessary and identify by block number.)	r)
MODELING, SEMICONDUCTOR DEVICES	
SEMICONDUCTOR PROCESSING	
PROCESS MODELING SEMICONDUCTORS	
The objectives of this program are to remove the emp	iricism associated with the
design and manufacturing of custom integrated circuit	ts for military applications
and to reduce the cost of these circuits by devising	improved computer-aided eng-
ineering techniques. Efforts of research covered by	this report are in the areas
of (1) ion implantation and diffusion of dopants, (2) ical vapor deposition of silicon, and (4) device simulations	lation and statistical cir-
cuit modeling.	lacion and statistical circ
care made man	
	440 2

SECURITY CASSIGNATION OF THIS PAGE (When Data Epiere 409117




TABLE OF CONTENTS

										-	uge
111	ustra	tions									٧
Tab	les .			•							vii
Abs	tract										1
Int	roduc	tion		•		•	٠	•			3
1.	Ion	Implantation		•			•				5
	1.1	Objective									5
	1.2	Summary of Principal Accomplishments to	Date	e				•	•		5
	1.3	Detailed Discussion of Results						•		•	6
2.	Ther	mal Oxidation					•			•	13
	2.1	Objective		•			•				13
	2.2	Summary of Principal Accomplishments to	Date	e							14
	2.3	Detailed Discussion of Results									14
3.	Chem	ical Vapor Deposition of Silicon									39
	3.1	Objective									39
	3.2	Summary of the Principal Accomplishments	to	Da	te.			•			39
	3.3	Detailed Discussion of Results									41
4.	Devi	ce Simulation and Statistical Circuit Mod	elii	ng .							53
	4.1	Objective									53
	4.2	Summary of the Principal Accomplishments	to	Dat	te.						54
	4.3	Discussion of Results									55
	4.4	Conclusion									63
5.	SUPR	EM I A Program for IC Process Modeling	and	1 5	imu	lat	io	n			79
6.	One I	Day Symposium on Process Modeling									83

ILLUSTRATIONS

Figure		P	age
2-1	Oxide thickness vs. oxidation time for <111> oriented silicon in dry 02 ambient with substrate phosphorus doping level as parameter, at 800 and 1000°C	•	27
2-2	Oxide thickness vs. oxidation time for <111> oriented silicon in dry 02 ambient with substrate phosphorus doping level as parameter, at 900 and 1100°C	•	28
2-3	Oxidation rate constants vs. initial substrate chemical phosphorus doping level at 900°C	•	29
2-4	Linear rate constant temperature dependence and effective activation energies with substrate phosphorus doping level as parameter		30
2-5	Linear rate constant vs. initial substrate chemical phosphorus doping level with oxidation temperature as parameter		31
2-6	Fitted parameters vs. 1/T for linear rate constant dependence on initial substrate chemical phosphorus doping level	•	32
2-7	Parabolic rate constant temperature dependence with substrate phosphorus doping level as parameter	•	33
2-8	Parabolic rate constant vs. initial substrate chemical phorphorus doping level with oxidation temperature as parameter		34
2-9	Fitted parameters vs. 1/T for parabolic rate constant dependence on initial substrate chemical phosphorus doping level		35
2-10	Oxide thickness vs. oxidation time for silicon oxidation in H_2^0 (640 Torr)		36
2-11	Dependence of parabolic rate constant B on temperature for the thermal oxidation of silicon in pyrogenic H_2O (640 Torr) or dry O_2	•	37
2-12	Dependence of linear rate constant B/A on temperature for the thermal oxidation of silicon in pyrogenic H ₂ O (640 Torr) or dry O ₂	•	38

Figure		Pa	age
3-1	Measured dopant concentration as a function of distance from the surface of the epitaxial film for a decreasing step change in the dopant gas flow, as indicated in the inset	•	49
3-2	(a) Decay length of the transient as a function of growth rate, (b) impurity concentration of uniformly doped epitaxial layers as a function of growth rate	•	49
3-3	Sequence of steps occurring in the gas phase		50
3-4	Sequence of steps occurring on the surface		51
3-5	Circuit representation of the dopant system		51
4-1	The SUPREM program		66
4-2	Two output plots from SUPREM		67
4-3	Simulated and measured parameters for a bipolar device technology		68
4-4	Electrical parameter correlations	•	69
4-5	Statistical bipolar device model		70
4-6	Buried channel CCD structure and plot of simulated equipotential surfaces	•	71
4-7	A two-dimensional finite element mesh for SOS MOSFET	•	72
4-8	DMOS/VMOS test structure		73
4-9	Electrical device characteristics for the VMOS structures.		74
4-10	Macromodeling		75
4-11	RTL inverter circuit and statistical circuit simulator input format		76
4-12	Block diagram		77

TABLES

													<u>P</u>	age
Electrically Active CBE and in Heavily Phosphorus Doped	Chemical C Samples	BC Do	pan'	t (Cor	ice	nt	ra	ti	io:	ns ·	•	•	25
Partial List of Distributed	Copies of	SUPRE	м.											81

COMPUTER-AIDED ENGINEERING OF SEMICONDUCTOR INTEGRATED CIRCUITS


ABSTRACT

Economic procurement of small quantities of high performance custom integrated circuits for military systems is severely impeded by inadequate process, device and circuit models to facilitate accurate computer-aided design at low cost. The salient objective of this program is to formulate physical models of fabrication processes, devices and circuits to allow total computer-aided design of custom large-scale integrated circuit subsystems to reduce development cycle time and cost. The basic areas under investigation are: (1) ion implantation and diffusion of dopants, (2) thermal oxidation, (3) chemical vapor deposition of silicon, and (4) device simulation and statistical circuit modeling. A brief discussion of the results of the first six months of the second year of the program is presented here.

INTRODUCTION

In military, industrial, commercial, and consumer applications, frequently there is a great necessity for "customizing" the design of an integrated circuit to fulfill the critical needs of a specific system or class of systems. A major barrier which prevents the economic production of small quantities of high performance custom integrated circuits is the cost of design. That is, the initial cost of designing optimum fabrication processes, device structures, and circuit configurations is prohibitively large because of the amount of empirical human effort which must be invested. The root cause of this problem is a glaring lack of adequate process, device, and circuit models and accompanying computer-aided design techniques to ease the burden of custom design. The salient objective of this program is the development of new basic models for integrated circuit processes, devices and circuits, which will permit accurate prediction of the characteristics of a monolithic structure on the basis of its proposed process parameters. These models will serve as the basis for economic computer-aided design of custom integrated circuits.

The four key generic integrated circuit fabrication processes which are being investigated are (1) ion implantation and diffusion, (2) thermal oxidation, (3) chemical vapor deposition of silicon, and (4) device simulation and statistical circuit modeling. This report describes the progress which has been made in the first six months of the second year of this program in all four areas.



1. ION IMPLANTATION

J.F. Gibbons, A. Chu, K.C. Saraswat

1.1 Objective

Our general objective is to produce process models for the following aspects of ion implantation in Si that are necessary for custom IC fabrication and which are currently empirical rather than analytical.

- (1) Range and distribution calculations in multilayer targets based on the Boltzmann transport equation.
 - implanted ion profiles
 - damage distribution
 - recoil implants ("knock-ons")
- (2) Diffusive annealing behavior of implanted dopants (multistream model).
 - profiles resulting from interaction of dopants/vacancies/ dopant-vacancy complexes
 - radiation-enhanced diffusion
- (3) Study of damage.
 - traps produced by knock-ons
 - residual damage after annealing

1.2 Summary of Principal Accomplishments to Date

During the past two years (FY 76 and 77) the following important contributions have been made.

1.2.1 Development of the Boltzmann transport equation approach to analytically predict range, damage and knock-on distribution of heavy ions (such as arsenic), in Si, insulators (Sio_2 , Si_3N_4) and a multilayer combination of them. Using the widely used LSS approach it is not possible to do all

the above calculations.

1.2.2 A multistream diffusion model has been developed, which apart from simple thermal diffusion of dopants, can also predict diffusive annealing behavior of ion implanted dopants and proton enhanced diffusion. The case of boron has been investigated by taking into account boron ions, positively charged vacancies and neutral boron vacancy pairs and their generation -- recombination kinetics to predict the resulting impurity profile of boron implanted in the dose range of 10¹⁶ to 10¹⁶ ions/cm² and annealed at temperatures of 800°C, 900°C and 1000°C. Transmission electron microscopy studies were conducted to relate the diffusion mechanism of boron to the negatively charged vacancies and boron vacancy complexes. Using these studies the phenomenon of precipitation of boron at higher dose implants was investigated. The generalized diffusion model can predict electrically active, inactive and precipitated boron as a function of time and temperature of diffusion.

A discussion of results obtained during the past six months is given in Section 1.3.

1.3 <u>Detailed Discussion of Results</u>

1.3.1 Calculation of Annealed Impurity Profiles of Ion Implanted Boron into Silicon

A multi-stream diffusion model is proposed for the calculation of the annealing behavior of boron that is ion implanted into silicon at room temperature and subsequently annealed [1.1,1.2]. This model is capable of predicting both the redistribution and the electrical activation of boron during the anneal, as a realistic model should. The calculated results compare very well with extensive experimental data reported in the literature. The comparison includes samples that are implanted at room temperature with

boron in the dose range from 10¹⁴ to 10¹⁶ ions/cm² and subsequently annealed in the temperature range from 800°C to 1000°C. This range of dose and annealing conditions includes both the typical applications of ion implantation as it is applied in the fabrication of devices and the unconventional cases of high dose implants and low temperature annealing.

The annealing model is in essence a diffusion model extended to include the following situations:

- (1) precipitation of boron, when the boron concentration level exceeds the solid solubility limit, in high dose implantation cases
- (2) trapping of boron by the strain fields associated with dislocation dipoles that form during annealing at low temperature

 In both cases, the presence of this immobile and electrically inactive boron alters significantly the redistribution and electrical activation behavior of boron during the anneal.

The presence of boron precipitates makes it necessary to include four species in the annealing model. These species are substitutional (electrically active) boron, boron-vacancy pairs (electrically inactive), positively charged vacancies, and the aforementioned immobile boron. The electrically active boron is assumed to diffuse substitutionally by means of random encounters with neutral vacancies. The boron-vacancy pair is assumed to diffuse much more rapidly. The principal interaction among the species is the reaction of active boron with positive vacancies to form BV-pairs.

The parameters in the model are a set of diffusivities and lifetimes for various species and interaction. These parameters are

estimated from the examination of each diffusion and each interaction. values of the most important parameters obey simple activation energy relations. In other cases, the modeling was either not carried to the extent necessary as to make the temperature dependence apparent, or else the parameters represent the composite effects of very complex interactions. In all cases, the mathematical model and the parameter set are universal in the sense that the same equations and parameters can be used for the prediction of ordinary diffusion, proton enhanced diffusion, and the annealing behavior of ion implanted boron at room temperature under conditions that include precipitation effects and low annealing temperature anomalies. Furthermore, in most cases of practical importance, high dose and low annealing temperature conditions are of limited interest and, as a result, the three stream diffusion model with an appropriate subset of parameters is sufficient. This reduced model is still very important and attractive because once the parameters associated with high dose and/or low temperature anomalies are deleted, the remaining parameters have simple activation energies and are determined by the specification of a single variable -- the temperature.

1.3.2 Epitaxial Silicon Growth on Ion Implanted Silicon

Ion implanted technology offers an attractive means for fabrication of buried collectors in silicon bipolar integrated circuits. High-dose implants (10^{15} - 10^{16} cm⁻²) at fairly high energies (50-300 keV) are required for this purpose, resulting in heavy damage in the implanted region. Unless proper steps are taken it becomes difficult to grow an epitaxial layer free of defects such as stacking faults. An investigation is presented here on effects of process variation on the defects in the epitaxial layers grown from SiH₄ source on <100> and <111> oriented wafers implanted with

high doses of arsenic.

Boron doped silicon wafers of 5-15 Ω -cm resistivity were implanted with 100 keV As, at a dose of 5×10^{15} ions/cm². During the implant wafers were kept at room temperature or liquid N2 temperature. The two temperatures were chosen to distinguish the effect of deep disordered regions produced by the high dose implants performed at higher wafer temperatures [1.3]. At high doses the implant layers become amorphous. If an annealing is done at temperatures above 500°C, the amorphous layer on the single crystal substrate regrows epitaxially [1.2]. For high anneal temperatures (900-1000°C) the resulting annealed layers are partly polycrystalline, but a sequential anneal results in completely single crystal layers [1.4]. Therefore, two anneal cycles were employed in our studies. (1) A single step, one hour anneal in nitrogen ambient at 900°C or (2) a sequential anneal -- one hour at 400° C in N₂ followed by 15 hours at 550° C in N₂ followed by one hour at 900°C in N_2 . Following the annealing some wafers were subjected to one of the two drive-ins at 1250°C: (a) 15 minutes in 0_2 followed by 165 minutes in N2, resulting in 0.13 µm thick SiO2 growth; (b) 10 minutes in 0_2 followed by 60 minutes in wet 0_2 followed by 100 minutes in 0_2 followed by 10 minutes in N2 resulting in about 1 µm thick SiO2 growth. Control wafers without any implant were also subjected to drive-ins.

After stripping off the oxide, 5 μ m thick epitaxial layers were grown in a horizontal rf-heated reacter at a temperature of 1070°C. SiH₄ partial pressure was kept at 1.1 x 10^{-3} atm to give a growth rate of 0.6 μ m/min and AsH₃ partial pressure was kept at 2 x 10^{-10} atm to give As concentration of 10^{15} cm⁻³ in the epitaxial layer. Prior to the growth the wafers were subjected to an HCl etch at 1180°C. On most of the wafers 0.1

 μ m Si was etched from the surface, however on some wafers the etch thickness was increased to 0.45 μ m. After the growth the wafers were subjected to a one minute secco etch [1.5] to reveal the defects in the crystal structure. The following conclusions were reached:

- (1) For identical processing the density of defects (stacking faults and dislocations) is more for <111> orientation than for <100> orientation.
- (2) Sequential annealing reduces the density of defects compared to one step annealing at 900°C. This supports the study [1.4] described earlier in this paper showing that samples with single step 900°C anneal do not fully regain their crystal structure.
- (3) Wafers kept at liquid N_2 temperature during the implant show much less density of defects.
- (4) As compared to the 0.1 µm HCl etch the 0.45 µm etch gives much less defects, and the crystal quality of the epitaxial layer is much less dependent on the anneal-drive-in parameters. This should be expected because the thicker etch physically removes the damaged layer prior to the growth.
- (5) Wafers with 1 µm SiO₂ growth during drive-in showed much less defects than with 0.13 µm SiO₂ growth. Here also the difference being the removal of the damaged Si by converting it to SiO₂. However, the advantage of this method is that because the dopant piles up in Si during the oxide growth, it is not lost unlike the HCl etch.
- (6) A combination of liquid N_2 substrate temperature during implant, sequential annealing, 1 μm SiO $_2$ growth during the drive-in and

0.45 μm HCL etch gave the best, defect free epitaxial layers for both orientations. For the 0.45 μm HCl etch the 1 μm SiO $_2$ growth and liquid N $_2$ steps were found redundant; only the sequential annealing was found adequate to give defect free epitaxial layers as long as the drive-in was done. For the shorter etch of 0.1 μm the liquid N $_2$ step was necessary to obtain the defect free layers.

(7) Without doing any drive-in it is not possible to grow a defect free layer.

REFERENCES -- SECTION 1

- 1.1 A. Chu and J. Gibbons, "A Theoretical Approach to the Calculation of Impurity Profiles for Annealed, Ion Implanted Boron in Si," Ion Implantation Conf., Boulder, Colo., Aug. 1976.
- 1.2 A. Chu, "A Theoretical Approach to the Calculation of Annealed Impurity Profiles of Ion Implanted Boron into Silicon," Ph.D. dissertation, Stanford Electronics Labs, TR No. 4969-2, Stanford University, Stanford, Calif., May 1977.
- 1.3 L. Csepregi, E.F. Kennedy, S.S. Lau, J.W. Meyer and T.W. Sigmon, Applied Physics Letters, Vol. 29, No. 10, pp. 645-648, 1976.
- 1.4 L. Csepregi, W.K. Chu, H. Muller, J.W. Meyer and T.W. Sigmon, Radiation Effects, Vol. 28, pp. 227-233, 1976.
- 1.5 F. Secco d'Aragona, <u>J. Electrochem. Soc.</u>, Vol. 119, No. 7, pp. 948-951, 1972.

2. THERMAL OXIDATION

J.D. Plummer, B.E. Deal, W.A. Tiller, C.P. Ho, R.R. Razouk

2.1 Objective

The overall goals of the thermal oxidation portion of this program may be stated as follows.

- 2.1.1 To achieve accurate analytic prediction of oxide thickness under all process conditions encountered in modern technologies. These include the effects of high substrate doping levels, arbitrary silicon substrate orientation, the presence of a chlorine species during the oxidation, and the use of multiple species (such as $0_2/H_20$ mixtures) during oxidation.
- 2.1.2 To achieve accurate analytic prediction of oxide charge densities, also under all process conditions important to modern devices. These conditions include arbitrary silicon substrate orientation, ambient conditions during oxidation and high and low temperature anneals.
- 2.1.3 To achieve accurate analytic prediction of segregation and redistribution effects at the $Si-SiO_2$ interface. This includes accurate prediction of dopant profiles in both the SiO_2 and Si.
- 2.1.4 A further important goal is the determination of an atomic level, electrically accurate model of the Si-SiO₂ interface. Such a model is believed to be essential for achieving physical understanding of oxidation kinetics, the origin of oxide charges and segregation and redistribution.

^{*}This work represents a joint effort by the Stanford University Integrated Circuits Laboratory, Fairchild Camera and Instrument Corporation Research and Development Laboratory and the Stanford University Department of Materials Science.

2.2 Summary of Principal Accomplishments to Date

- 2.2.1 Complete characterization of <111> and <100> orientation kinetics for dry 0_2 and wet 0_2 between 700 and 1200°C has been done.
- 2.2.2 Complete characterization of $0_2/HC1$ oxidation kinetics for 0-10% HC1 and T = 900 1100°C has been completed.
- 2.2.3 Complete characterization of heavily doped phosphorus substrate kinetics for N_D = 10^{15} to solid solubility, T = 800 1100°C and dry 0_2 has been completed.
 - 2.2.4 An empirical relationship of the form

$$\frac{B}{A} = c_0 e^{-\frac{E_A}{kT}} 1 + k_1 c_{BC} e^{k_2 c_{BC}}$$

where C_{BC} is the chemical phosphorus concentration in the substrate and C_0 , k_1 , and k_2 are constants has been derived to model the experimental results of 3.

- 2.2.5 Implementation of computer prediction of first order oxidation kinetics has been realized.
- 2.2.6 The kinetics of H_2^0 and $H_2^0/HC1$ mixtures using a pyrogenic system have been studied.

The remainder of this section describes the accomplishments of the past six months.

2.3 Detailed Discussion of Results

2.3.1 Thermal Oxidation of Heavily Phosphorus Doped Silicon -- Experimental Results and Empirical Models

A brief review of general oxidation theory indicates qualitatively what may be expected in the case of heavily doped substrates or diffused regions. The macroscopic model of Deal and Grove [2.1] for silicon

oxidation by water or dry oxygen involves the diffusion of the oxidizing species from the ambient through an existing oxide to react with silicon at the Si/SiO₂ interface. Analysis based upon requiring continuity of steady-state flux of the oxidant through the ambient/oxide/interface structure yields the familiar linear-parabolic growth relationship

$$\frac{\chi_0^2}{B} + \frac{\chi_0}{B/A} = t + \tau$$
 (2.1)

where the terms have the same meaning as in Eq. 2.1.

For thick oxides and oxidation times long relative to a characteristic time $A^2/4B$, the first term on the left hand side of Eq. 2.1 dominates, resulting in parabolic, diffusion limited growth. Under these conditions, B is the dominant rate constant and is given by

$$B = 2D_{eff}C^*/N_1 \tag{2.2}$$

where $D_{\rm eff}$ = effective diffusion coefficient of the oxidant in the oxide, C^* = equilibrium concentration of the oxidant in the oxide, and N_1 = number of oxidant molecules incorporated per unit volume of oxide grown. B exhibits an Arrhenius temperature dependence with activation energies of 1.2 eV for dry O_2 and O.71 eV for H_2O , apparently reflecting the activation energies for the diffusivity of O_2 and O.71 eV for O_2 and O.71 eV for O.

For thin oxides and oxidation times short relative to $A^2/4B$, the second term on the left hand side of Eq. 2.1 dominates, resulting in linear interface reaction limited growth. B/A is the governing rate constant under these conditions and is given by

$$\frac{B}{A} = \frac{kh}{k+h} \frac{C^*}{N_1} \approx k \frac{C^*}{N_1}$$
 (2.3)

where h = gas phase transport coefficient for the oxidizing species from the ambient to the outer oxide surface and k = Si/SiO_2 interface reaction rate constant. An activation of energy of 2 eV is observed for B/A for both dry O_2 and H_2O ambients, apparently determined by the energy required to break a Si-Si bond [2.1,2.2].

In an idealized interpretation, then, factors likely to influence the interface reaction rate should alter B/A, while those affecting oxidant diffusion will change B. Sufficiently high impurity levels in the substrate should be expected to modify the interface reaction. Similarly, high impurity content in the oxide may affect diffusivity of the oxidizing species. The relative magnitudes of such effects should depend on the particular impurity involved and its behavior during oxidation.

Specifically, phosphorus, as with the other commonly used donor impurities arsenic and antimony, diffuses more slowly in the oxide than in the silicon and tends to segregate at the interface in favor of greater phosphorus levels on the silicon side. As a result, a pile-up of phosphorus at the interface to levels greater than bulk concentrations in the silicon may occur during oxidation, with relatively much lower levels in the oxide. In addition, the pile-up should be more substantial for $\rm H_2O$ than for dry $\rm O_2$ oxidation due to even slower diffusion relative to oxide growth rate [2.3].

Therefore, oxidation regimes dominated by the linear rate constant should exhibit greater dependence on heavy phosphorus doping level than should regimes dominated by the parabolic rate constant. Shorter oxidations which are interface reaction rate limited should show greater variation with heavy phosphorus doping than should longer oxidations which are diffusion limited. The influence of heavy phosphorus doping via large B/A variations should also diminish or saturate with increasing oxidation temperature, since diffusion-limited oxidation dominates at shorter oxidation times with increasing temperature.

Overall, then, this qualitative model indicates that greater influence of heavy doping levels of phosphorus (and also arsenic and antimony) should be seen at shorter oxidation times and lower oxidation temperatures, and that these effects should be greater for $\rm H_2O$ than for dry oxygen oxidations. The validity of this simple model for the enhanced oxidation rates observed over $\rm N^+$ regions will now be considered quantitatively.

An extensive series of oxidations were done in a dry 0_2 ambient at temperatures of 800, 900, 1000, and 1100°C. The data produced are shown in Figs. 2-1 and 2-2 as oxide thickness vs. oxidation time curves for each of five heavily doped sample types and the lightly doped control. At each temperature, the bottom curve represents the lightly doped control and agrees well with published data for <111> substrates, while the additional curves represent the heavily doped samples, in order of increasing substrate doping. Specific doping levels are indicated in Table I. Both SIMS and AES techniques were used to measure chemical phosphorus concentration $C_{\rm BC}$; spreading resistance and anodic oxidation techniques were used to measure the electically active concentrations $C_{\rm RF}$.

The data in Figs. 2-1 and 2-2 already lends qualitative support to the predictions based on the simple interpretations of doping effects

presented earlier. Clearly the greatest relative variations of oxide thickness occur at the shorter times and lower temperatures, the regions in which the interface reaction and hence B/A are expected to dominate, indicating that the increasing substrate phosphorus level has a very strong effect on the interface reaction. At the longer times and higher temperatures, in the diffusion-limited regime, substantially less variation of thickness with doping is seen, implying that oxidant diffusion and the parabolic rate constant are influenced to a much smaller extent by the increasing substrate phosphorus levels. Indeed, a few selected oxidations at 1200°C, when the characteristic time A²/4B for lightly doped substrate oxidations is only about 0.5 minutes and therefore oxidation is effectively entirely B dominated, produced essentially no variation of oxide thickness with increasing phosphorus doping that could be resolved within the limits of interferometer accuracy.

The variation of the effective B/A and B values with increasing initial substrate total chemical phosphorus concentration, representatively illustrated in Fig. 2-3 for 900°C dry 0₂ oxidation, exhibits dramatically the expected behavior. B/A, reflecting interface reaction-limited oxidation, increases sharply by more than an order of magnitude as the phosphorus level rises toward solid solubility. On the other hand, B, which represents the diffusion-limited regime, is affected only slightly by the increasing substrate phosphorus doping. Clearly, the predictions of the simplified interpretations presented have been convincingly confirmed. We now consider the effects on B/A and B in detail.

(a) Linear Rate Constant. The temperature dependence of B/A is shown in Fig. 2-4, where log(B/A) is plotted against 1/T with substrate

doping level as a parameter. The lowest points are the values found for the lightly doped control samples, while the higher points correspond, respectively, to the increasingly heavily phosphorus doped substrate types used. To a reasonable approximation, Arrhenius temperature dependence may be assumed for the effective B/A values corresponding to each substrate doping level, leading to the least-squares fitted lines and apparent activation energies of the figure.

High impurity levels may produce the large increases of effective B/A by altering the activation energy and/or the pre-exponential factor. Apparently the basic limiting activation energy of approximately 2 eV associated with the interface reaction is not substantially altered by the high phosphorus levels, while significant dependence on dopant concentration may be found in the pre-exponential factor. A physical explanation for this relatively constant activation energy will be given later in this report.

Some indication of the nature of this dependence may be gained via examination of the variation of B/A with concentration at a given temperature, as was done in Fig. 2-3 for 900°C. The sharp increase of the linear rate constant suggests an exponential dependence on C_{BC} , the initial chemical substrate phosphorus concentration, a possibility that is tested further by investigating the variation of log (B/A) with C_{BC} in Fig. 2-5. Evidently log (B/A) eventually exhibits roughly a linear dependence on C_{BC} , and hence B/A an exponential dependence on C_{BC} , at each given temperature, but only after a stronger initial increase. There may be a slight temperature dependence in the magnitude of this initial increase, but to a large extent the substrate background phosphorus concentration dependence is very similar at all temperatures.

Clearly, many closed-form relationships for this C_{BC} dependence may be used to approximate this data to varying degrees of complexity, in the absence of an accurate physical model for that dependence. A fairly simple form, producing a reasonable first order approximation, might be

$$\frac{(B/A)}{C_0 e} = (B/A)' = 1 + k_1 C_{BC}^{n_1} e^{k_2 C_{BC}}$$
 (2.4)

where $C_0e^{-E_1/kT}$ is the published temperature dependence of the linear rate constant for lightly doped substrates with $E_1 \simeq 2$ eV [2.1]. Thus, the exponential eventually dominates, but the power law dependence produces the stronger initial increase. Optimal k_1 and k_2 values may be found by rewriting Eq. 2.4 in the alternative form

$$\log \left[\frac{(B/A)' - 1}{c_{BC}} \right] = \log k_1 + k_2 c_{BC}$$
 (2.5)

Plotting $log \left[\frac{(B/A)' - 1}{c_{BC}} \right]$ vs. c_{BC} should therefore produce a linear depen-

dence with intercept $\log k_1$ and slope k_2 , for an appropriate value of n_1 . Such analysis indicates that a value of $n_1 \approx 0.5$ - 1.0 should be used, with $n_1 \approx 0.5$ giving particularly consistent linear dependences. Thus, the curves plotted together with the experimental B/A values in Fig. 2-5 have been calculated using $n_1 = 0.5$ and the resulting appropriate k_1 and k_2 values. Agreement appears very reasonable. The fitted k_1 and k_2 values are presented vs. 1/T in Fig. 2-6, confirming that the temperature dependence is relatively

slight when compared with the overall dependence of B/A. In fact, appropriate constant values of k_1 and k_2 independent of T conceivably could be used for all temperatures. While agreement not surprisingly is not as good, using values of $k_1 = 5.9 \times 10^{-11} \text{ cm}^{3/2}$ and $k_2 = 3.0 \times 10^{-21} \text{ cm}^3$ gives reasonable agreement with the experimental results over the entire temperature range investigated. Use of Eq. 2.4 with these values for k_1 , k_2 and k_3 and k_4 and k_5 and k_6 and k_7 and k_8 and k_8 and k_9 are the sum of the sum

(b) Parabolic Rate Constant. B has been found to be a much weaker function of high phosphorus concentrations. Nevertheless, it does appear to increase somewhat with concentration, as seen in Fig. 2-7, where log B is plotted vs. I/T with substrate doping as a parameter. At each temperature, the lowest point represents the lightly doped control while the higher points correspond to the heavily doped samples. It is apparent that, unlike the case for B/A, the concentration dependence of B varies significantly with temperature. Dopant level has a greater effect at lower temperatures and virtually no effect at 1100°C. Also, for a given doping level, the net temperature dependence is not readily reconcilable with a single activation energy Arrhenius relation, implying changes in activation energy and a temperature-dependent pre-exponential factor, or addition of a new, phosphorus-related term with different activation energy. Fig. 2-8, presenting log B vs. $C_{\mbox{\footnotesize{BC}}}$ with temperature as parameter, emphasizes this additional temperature dependence. Further, the dopant concentration effects at a given temperature become evident. As substrate doping level increases (and consequently the lower phosphorus level in the oxide also rises), B first increases rapidly and then begins to "saturate," increasing only very slowly, if at all.

As with B/A, a convenient closed-form approximation of the B variations may be made. For convenience, no new explicit T dependence is included, but the fitted "constants" should then reflect any dependence thus hidden. The initial rapid rise and subsequent sluggishness suggest a possible power law dependence on dopant levels. Initial substrate phosphorus level is used as the variable for this analysis, though actual levels in the oxide should be more directly relevant, as discussed in [2.4].

$$\frac{B}{B_0 e} = B' = 1 + k_3 c_{BC}^{n_2}$$
 (2.6)

where $B_0e^{-E_2/kT}$ is the published temperature dependence of the parabolic rate constant for lightly doped substrates with $E_2 \simeq 1.2$ eV for dry O_2 [2.1].

Appropriate k_3 and n_2 values may be extracted in a manner analogous to Eq. 2.5. This approach was used with the extracted B values for 800, 900, and 1000° C, with surprisingly good linear relations found. The calculated curves in Fig. 2-8 illustrate the very reasonable fit to the extracted B values produced by the above relation with the k_3 and n_2 values shown vs. 1/T in Fig. 2-9. The expected additional T dependence is clearly evident in k_3 and possibly, to a lesser extent, in n_2 . A new additional activation energy is strongly suggested, and this will be explored. Until a model related to basic physical phenomena is derived to explain these effects on B, Eq. 2.6 can be used to calculate effective parabolic rate constants for substrates with arbitrary phosphorus doping levels.

2.3.2 H₂O and HC1/H₂O Pyrogenic Steam Oxidation Kinetics

The kinetics of steam oxidation of silicon over the temperature range 900° to 1100°C was investigated using a pyrogenic system. This system involves the direct reaction of $\rm H_2$ and $\rm O_2$ in the oxidation furnace to form $\rm H_20$. It was found that such a system does not permit 100 percent (760 Torr) water to be produced. Therefore, a ratio of $\rm H_2$ to $\rm O_2$ was selected which provides a vapor pressure of water equal to that obtained in a previous investigation where $\rm O_2$ was bubbled through 95°C $\rm H_20$ [2.1]. This $\rm H_20$ pressure is 640 Torr.

A log-log plot of oxide thickness vs. oxidation time is presented in Fig. 2-10 for <111> and <100> oriented n-type silicon ($\rm C_B=10^{15}~cm^{-3}$). Data from [2.1] obtained at 1200°C for wet $\rm O_2$ are also included in the figure, with little difference between <111> and <100> silicon being observed at this temperature. Data were also obtained in the pyrogenic system at 950° and 1050°C but are not included in Fig. 2-10 because of space limitations.

Rate constants, B and B/A, were obtained and are plotted vs.

1/T in Figs. 2-11 and 2-12. Activation energies are indicated and agree reasonably well with previous results. In the case of the linear rate constant, B/A, a constant ratio of 1.68 is obtained between the pre-exponential constants of <111> to <100> oriented silicon. On the other hand, the B/A activation energies of the two orientations (2.05 eV) are equal.

Included in Figs. 2-11 and 2-12 are corresponding data for dry 0_2 oxidations. The one important observation is that previously the <100> Si B/A activation energy data for dry 0_2 did not permit a straight line to be drawn through the scattered points. If the constant <111>/<100> ratio of 1.68 from steam oxidation is assumed, then a plot can be forced through the

dry 0_2 <100> data points. This has been done in Fig. 2-12 and a reasonable fit for the data results.

Oxidations in H_2^0 with additions to 5 volume percent HCl were carried out over the temperature range 900° to 1100°C. Not only did the oxidation rate not increase, it actually decreased. This decrease was found to be approximately 5 percent, the same amount as the HCl added. It was therefore concluded that the addition of HCl to an H_2^0 oxidation ambient only serves to dilute the oxidizing species. On the other hand, the presence of the HCl provides a cleaning action, and the oxides produced exhibit much less contamination effects.

Table I


Electrically Active C_{BE} and Chemical C_{BC} Dopant

Concentrations in Heavily Phosphorus Doped Samples


Sample	CBE	c _{BC}								
	te in sorteness to	SIMS	AES							
A	(~10 ¹⁵)									
В	5.1 x 10 ¹⁹	5.5 x 10 ¹⁹	5.2 x 10 ¹⁹							
c	7.2×10^{19}	1.5×10^{20}	8.2×10^{19}							
D	1.8 × 10 ²⁰	2.4×10^{20}	2.8×10^{20}							
E	2.8×10^{20}	4.5×10^{20}	5.0×10^{20}							
F	3.2×10^{20}	7.0×10^{20}	6.8×10^{20}							

REFERENCES


- [2.1] B.E. Deal and A.S. Grove, "General Relationship for the Thermal Oxidation of Silicon," J. Appl. Phys., 36, 3770-3778, Dec 1965.
- [2.2] C.P. Ho, J.D. Plummer, B.E. Deal and J.D. Meindl, "Thermal Oxidation of Heavily Phosphorus Doped Silicon," to be published in J. Electrochem. Soc..
- [2.3] L. Pauling, The Nature of the Chemical Bond, 3rd ed., p. 85, Cornell University Press, Ithaca, New York, 1960.
- [2.4] A.S. Grove, O. Leistiko, Jr., and C.T. Sah, "Redistribution of Acceptor and Donor Impurities During Thermal Oxidation of Silicon," J. Appl. Phys., 35, 2695, 1964.



Oxide thickness vs. oxidation time for <111> oriented silicon in dry 02 ambient with substrate phosphorus doping level as _ parameter, at 800 and 1000°C. Fig. 2-1.



Oxide thickness vs. oxidation time for <111> oriented silicon in dry 0₂ ambient with substrate phosphorus doping level as parameter, at 900 and 1100°C. Fig. 2-2.



Oxidation rate constants vs. initial substrate chemical phosphorus doping level at $900\,^{\circ}\mathrm{C}$. Fig. 2-3.




Fig. 2-4. Linear rate constant temperature dependence and effective activation energies with substrate phosphorus doping level as parameter.




Fig. 2-5. Linear rate constant vs. initial substrate chemical phosphorus doping level with oxidation temperature as parameter.




Fig. 2-6. Fitted parameters vs. 1/T for linear rate constant dependence on initial substrate chemical phosphorus doping level.




Fig. 2-7. Parabolic rate constant temperature dependence with substrate phosphorus doping level as parameter.




Fig. 2-8. Parabolic rate constant vs. initial substrate chemical phosphorus doping level with oxidation temperature as parameter.




Fig. 2-9. Fitted parameters vs. 1/T for parabolic rate constant dependence on initial substrate chemical phosphorus doping level.




Fig. 2-10. Oxide thickness vs oxidation time for silicon oxidation in $\rm H_20$ (640 Torr).




Fig. 2-11. Dependence of parabolic rate constant B on temperature for the thermal oxidation of silicon in pyrogenic $\rm H_2O$ (640 Torr) or dry $\rm O_2$.




Fig. 2-12.Dependence of linear rate constant B/A on temperature for the thermal oxidation of silicon in pyrogenic $\rm H_20$ (640 Torr) or dry $\rm O_2$.

CHEMICAL VAPOR DEPOSITION OF SILICON

K.C. Saraswat, T.I. Kamins, R. Reif, M. Mandurah

3.1 Objective

The overall objective of the research in the field of chemical vapor deposition of silicon is to develop physical models in the following areas:

- (1) Kinetics of growth of epitaxial silicon
- (2) Kinetics of dopant inclusion in epitaxial layers
 - growth of uniformly doped layers
 - transient response study and system transfer function of the epitaxial reactor
 - growth of arbitrarily doped layers using the transfer function approach
- (3) Effects of existing layer dopants
 - outdiffusion and autodoping
 - substrate dopant effects on film induction and defects
 - two dimensional effects: geometry limitations
- (4) Polycrystalline silicon studies
 - atmospheric and low pressure deposition modeling
 - physical properties of the films
 - electrical properties of the films

3.2 Summary of the Principal Accomplishments to Date

2.3.1 An investigation has been conducted to relate the steady state gas phase dopant (AsH₃, PH₃, B₂H₆ and Sb(CH₃)₃) concentration to the resulting doping density of As, P, B and Sb, in homogeneous epitaxial films of silicon grown from SiH₄ and SiCl₄, in the temperature range of 1050°C to 1180°C. The investigation is novel for AsH₃, B₂H₆ and Sb(CH₃)₃. For PH₃ the results

agree with work done by others.

- 3.2.2 An investigation has been conducted to study the effect of growth rate on dopant incorporation in the epitaxial films. The dopants studied were As and Sb (from AsH_3 and $Sb(CH_3)_3$). The trapping phenomenon was observed in the case of Sb. Similar study on B and P has also been started.
- 3.2.3 Transient response of the dopant (As and P) incorporation process has been determined by studying the doping profiles that resulted from step changes in the dopant gas (AsH₃ and PH₃) flow during the deposition while the SiH₄ flow was kept constant. The object of this project was to determine relationships between the time variation of the dopant gas flow and the spatial variation of the dopant concentration in the epitaxial film. By studying the step response of the system a transfer function has been calculated to achieve the above objective. This approach should be useful in fabricating arbitrarily varying dopant concentrations needed for certain desired device characteristics.
- 3.2.4 A fundamental study is being conducted to understand the following aspects of the dopant incorporation process.
 - Dopant gas transport from the gas distribution system to the surface of the epitaxial film.
 - (2) Dissociation of the dopant gas into different constituents in thermodynamic equilibrium.
 - (3) Adsorption of these dopant constituents at the surface of the silicon.
 - (4) Surface chemical reactions.
 - (5) Desorption of the products of the chemical reaction.
 - (6) Dopant incorporation in the crystal lattice.

Thermodynamic equations have been written for each of the above six processes. By solving these equations a generalized model is being developed to explain various aspects of the dopant incorporation process in epitaxial films. With the help of experimental results obtained in 1, 2 and 3, various parameters of this model are being calculated. This model explains both the steady state as well as transient aspects of the dopant incorporation.

3.2.5 An investigation has been started to study the deposition of silicon at low pressure in a hot wall reactor. In the initial studies conducted, x-ray and TEM techniques have been used to determine the physical characteristics of these films and the effect of heat treatment on their properties.

Section 3.3 summarizes the principal results of the first six months of the second year of this program.

3.3 Detailed Discussion of Results

3.3.1 Transient and Steady State Response of the Dopant System of an Epitaxial Reactor: Growth Rate Dependence

A physical model for the dopant inclusion into silicon epitaxial films is being developed at the Stanford Integrated Circuits Laboratory [3.1, 3.2]. The transient and steady state response of the dopant system were studied at different growth rates to gather information about the fundamentals of dopant incorporation. The experiments showed the presence of two regions of operation and provide insight leading to a better understanding of the doping process.

The experiments were carried out in a horizontal, water-cooled, rf-heated epitaxial reactor with an effective cross section of 27 $\rm cm^2$ above the susceptor. Hydrogen was used as the carrier gas at a velocity of 34

cm/sec (at room temperature). Silane was used as the silicon source, and arsine diluted in hydrogen was the dopant source. The corrected wafer surface temperature was approximately 1070°C.

The transient investigation involved the study of doping profiles that resulted from step changed in the dopant gas flow during the deposition while the silane flow was kept constant. The experiments reported here correspond to changes between arsine partial pressures which produce dopant concentrations of roughly 1 x 10^{15} and 3 x 10^{15} cm⁻³. The transient experiment was carried out at 0.14, 0.32, 0.6 and 1.3 μ m/min. The substrates were phosphorus-doped, (100)-oriented silicon wafers with resistivities between 5 and 10 ohm-cm. The resulting impurity profiles in the epitaxial layers were determined by capacitance-voltage measurements on planar p-n junctions, mesa p-n junctions and deep depletion MOS structures [3.3].

Typical results from the transient experiments are shown in Fig. 3-1, where the measured dopant concentration is plotted as a function of distance from the surface of the epitaxial film for a decreasing step change in the dopant gas flow during the deposition [3.1]. The impurity profiles obtained for growth rates of 0.6 and 1.3 μ m/min are indistinguishable (solid curve), and both differ strongly from the one obtained at 0.14 μ m/min, which changes much more abruptly with distance (dotted curve).

An excellent fit to the data can be obtained by using the expression [3.2]

$$N(x) = N_I + (N_F - N_I) \left[1 - \exp\left(-\frac{x - x_0}{L(g)}\right) \right] \text{ for } x \ge x_0$$
 (3.1)

where

N(x) = dopant concentration at a distance x from the substrate

 N_{I} = initial doping level for x < x_{O}

 N_F = final doping level

L(g)= decay length (a function of the growth rate g)

 $x_0 = distance from the substrate at which the transient begins <math>(x_0 = gT_0)$

The same expression also fits the doping profile corresponding to an increasing step change in the dopant gas flow [3.2].

Figure 3-2a shows the decay length as a function of growth rate. Each decay length was obtained by using data similar to Fig. 3-1 together with Eq. 3.1. At 0.6 and 1.3 μ m/min the decay lengths are equal (see Fig. 3-1), but at lower growth rates the decay length decreases with decreasing growth rate. Let us call the low-growth-rate region of operation region I and the high-growth-rate region (g \geq 0.6 m/min) region II.

The fact that in region II the decay length is independent of the growth rate is very significant. The time that it takes to grow a thickness of epitaxial silicon equal to one decay length is given by L/g. Since in region II the decay length remains constant, the transient dies out faster at higher growth rates. This, in turn, implies that in this region of operation, the mechanism responsible for the transient behavior is related to the growing surface and not the gas phase.

The steady state experiments involved studying the effect of the silicon deposition rate on the impurity concentration of uniformly doped epitaxial layers. The arsine partial pressure was kept at 6.2×10^{-10} atm, and the silane partial pressure was adjusted to give growth rates varying from 0.13 μ m/min to 1.2 μ m/min (2.7 \times 10⁻⁴ - 2.3 \times 10⁰³ atm). The thicknesses of the epitaxial layers were kept between 5.5 and 8.1 μ m and were measured

by a groove-and-stain technique. A four-point probe was used to determine the resistivity of the layers. The substrates were boron-doped, (100)-oriented silicon wafers with resistivities ranging from 1-4 ohm-cm.

The results of the steady state experiments are shown in Fig. 3-2b, where the impurity concentrations of uniformly doped epitaxial layers are plotted vs. silicon deposition rate. A simple model considering mass transport through the boundary layer, physical-chemical reactions at the growing surface, and thermodynamic equilibrium is sufficient to explain the data. At growth rates greater than approximately 0.6 μ m/min (region II) the doping density has been found here (Fig. 3-2b) and in other laboratories [3.4] to become inversely proportional to the silicon deposition rate as indicated by a slope of -1 on a log-log plot. In this region the dopant inclusion rate has reached a maximum and will be shown to be limited by the rate of a physical-chemical reaction taking place at the surface [3.5]. At growth rates less than approximately 0.6 μ m/min the doping density varies less rapidly than g^{-1} and at very low growth rates (region I) tends to become constant at an impurity concentration dictated by thermodynamic considerations.

3.3.2 A Model for Dopant Incorporation into Silicon Epitaxial Films

A model has been developed to describe the incorporation of dopant atoms into silicon epitaxial films during deposition from a SiH₄-AsH₃-H₂ mixture in a horizontal, atmospheric-pressure, epitaxial reactor. The model explains both the transient and steady state responses of the dopant system [3.1,3.5] and can be used to derive the "transfer function" of the dopant system [3.2], i.e. an expression relating the time variation of the gas-phase dopant concentration to the spatial variation of the epitaxial

layer dopant concentration.

The model considers processes occurring both in the gas phase and at the surface. The sequence of steps in the gas phase is shown in Fig. 3-3: (1) Mass transport of the dopant compound (AsH₃) from the reactor-tube entrance to the deposition region. (2) Mass transport of AsH₃ from the well-mixed main gas stream through the boundary layer to the growing surface. (3) Gas-phase chemical reactions, in which AsH₃ may dissociate into several different As-containing compounds, particularly AsH₂. The sequence of steps occurring at the surface is shown in Fig. 3-4. (4) Adsorption of the As-containing compound on the growing surface. (5) Chemical dissociation into As and H in the adsorbed layer. (6) Surface diffusion and incorporation of adsorbed As at atomic steps and kink sites on the surface. (7) "Burying" of the incorporated As atoms by subsequently arriving Si atoms during epitaxial growth. (8) Desorption of hydrogen from the surface.

By analyzing the sequence of steps listed above, a model can be derived to describe mathematically the doping process. Under steady state conditions all of the steps occur at the same rate. Under this condition the epitaxial layer dopant distribution is uniform. However, when the dopant gas flow is a function of time, the doping process may be in a transient state. During this transient, all of the steps involved in the doping process no longer occur at the same rate, and the correct physical picture is properly described by considering mass-balance of the As-containing compounds at each of the steps in the process.

Considering conservation of As between each of the steps mentioned above, the following mass-balance-type equations result:

1. Mass balance of AsH₃ within the deposition volume:

2. Mass balance of AsH_3 above the gas-crystal interface:

3. Mass balance of AsH2 above the gas-crystal interface:

 $\begin{bmatrix} \text{net rate of } \\ \text{formation of } \\ \text{AsH}_2 & (r_5) \end{bmatrix} - \begin{bmatrix} \text{net rate of adsorption} \\ \text{of AsH}_2 & \text{on the surface} \\ (r_6) \end{bmatrix} = \begin{bmatrix} \text{rate of change of gas} \\ \text{phase AsH}_2 & \text{concentration} \\ \text{above the}^2 \text{gas-crystal} \\ \text{interface} \end{bmatrix}$ (3.4)

4. Mass balance of AsH, adsorbed on the surface:

 $\begin{bmatrix}
\text{net rate of} \\
\text{adsorption of} \\
\text{AsH}_3 \text{ on the} \\
\text{surface } (r_1)
\end{bmatrix} = \begin{bmatrix}
\text{net rate of chemical} \\
\text{dissociation of AsH}_3 \\
\text{on the surface } (r_2)^3
\end{bmatrix} = \begin{bmatrix}
\text{rate of change of the} \\
\text{surface density of} \\
\text{adsorbed AsH}_3
\end{bmatrix} (3.5)$

5. Mass balance of AsH₂ adsorbed on the surface:

 $\begin{bmatrix} \text{net rate of } \\ \text{adsorption of } \\ \text{AsH}_2 \text{ on the } \\ \text{surface } (r_6) \end{bmatrix} - \begin{bmatrix} \text{net rate of chemical } \\ \text{dissociation of AsH}_2 \\ \text{on the surface } (r_7)^2 \end{bmatrix} = \begin{bmatrix} \text{rate of change of the } \\ \text{surface density of } \\ \text{adsorbed AsH}_2 \end{bmatrix}$ (3.6)

6. Mass balance of As adsorbed on the surface:

 $\begin{bmatrix} \text{net rate of} \\ \text{formation of As} \\ \text{adsorbed on the} \\ \text{surface } (r_2 + r_7) \end{bmatrix} = \begin{bmatrix} \text{net rate of incorporation} \\ \text{of adsorbed As into step} \\ \text{or kink sites on the} \\ \text{surface } (r_3) \end{bmatrix} = \begin{bmatrix} \text{rate of change of the} \\ \text{surface density of} \\ \text{adsorbed As} \end{bmatrix}$ (3.7)

7. Mass balance of As occupying incorporation sites:

net rate of incorporation of As into step or kink sites on the surface (r_3) $\begin{bmatrix}
rate & of "burying" & the incorporated & As & by silicon & atoms & (r)
\end{bmatrix} = \begin{bmatrix}
rate & of & change & of & the surface & density & of & As & occupying & incorporation & sites
\end{bmatrix}$ (3.8)

When mathematical expressions are substituted in Eqs. 3.2-3.8 above, a system of seven first order linear differential equations results. These equations contain the mathematical description of the doping process and can be used to explain (1) the steady state dopant concentration in the epitaxial film as a function of gas-phase dopant molar fraction and epitaxial growth rate [3.5], and (2) the transient response of the dopant system and its growth rate dependence [3.1,3.5]. They may also be used to derive the "transfer function" of the dopant system [3.2].

One convenient way to handle this system of equations is to construct an electric circuit represented by an analogous system of equations. An R-C circuit corresponding to the system of equations derived for the dopant system is shown in Fig. 3.5. Each resistor represents one of the mechanisms occurring during the doping process; current is analogous to reactant flow, and voltage is analogous to the molar fractions of the dopant species. This circuit representation of the dopant system provides insight into the different mechanisms taking part in the doping process and their relative importance.

REFERENCES -- SECTION 3

- 3.1 T.I. Kamins, R. Reif and K.C. Saraswat, Electrochemical Society Fall Meeting, Abstract 230, Las Vegas, Oct. 17-22, 1976, pp. 601-603.
- 3.2 J.D. Meindl, K.C. Saraswat and J.D. Plummer, <u>Semiconductor Silicon 1977</u>, Princeton, New Jersey, The Electrochem. Soc., Inc., 1977, pp. 894-909.
- 3.3 R.F. Pierret and D.W. Small, Solid-State Electronics 18, 79, 1975.
- 3.4 J. Bloem, Semiconductor Silicon 1973, Princeton, New Jersey, The Electrochem. Soc., Inc., 1973, pp. 213-226.
- 3.5 R. Reif, T.I. Kamins and K.C. Saraswat, 1977 Electrochem Soc. Fall Meeting, Abs. 350, Atlanta, Oct. 9-14, 1977, pp. 391-923.




Fig. 3-1. Measured dopant concentration as a function of distance from the surface of the epitaxial film for a decreasing step change in the dopant gas flow, as indicated in the inset. xE: total epitaxial thickness (gTD); x: distance from the substrate.




Fig. 3-2(a). Decay length of the transient as a function of growth rate. (b) Impurity concentration of uniformly doped epitaxial layers as a function of growth rate.




Fig. 3-3. Sequence of steps occurring in the gas phase: (1) input mass transport, (2) boundary-layer mass transport, (3) gas-phase chemical reactions. $X_{AsH_3}^i$: input AsH3 molar fraction; $X_{AsH_3}^o$: output AsH3 molar fraction; $X_{AsH_3}^o$: average AsH3 molar traction in the well-mixed main gas stream within the deposition region; $X_{AsH_3}^s$ (AsH2): gas-phase molar fraction of AsH3(AsH2) just above the gas-solid interface.





Fig. 3-4. Sequence of steps occurring on the surface: (4) adsorption of the As-containing compound; (5) surface chemical dissociation; (6) surface diffusion and site incorporation; (7) "burying" of As by subsequently arriving Si atoms; (8) desorption of hydrogen. a. AsH₃, b. As, c. H, d. Si, e. H₂.




4. DEVICE SIMULATION AND STATISTICAL CIRCUIT MODELING

4.1 Objective

The overall project goals for this section deal with device modeling and statistical circuit design. The technical approach involves developing models and tools for using the models to predict process-dependent performance and yield for custom integrated circuits. Specific development goals include:

- (1) One and two-dimensional device simulation codes which
 - accept simulated impurity profiles
 - predict statistical performance
 - reduce to usable circuit models
- (2) Analysis and extraction techniques for devices to determine
 - parameter statistics and correlations
 - parameters most appropriate for process control
- (3) Statistical circuit design tools which
 - use area scaling information and process variations as input data
 - incorporate model parameter correlations directly
- (4) Design language and overall simulation capabilities which
 - include process, device, circuit and wafer statistical variations
 - predict yields and aid in specifying design centers based on process variations



4.2 Summary of the Principal Accomplishments to Date

During the past six months accomplishments on specific topics include the following:

- 4.2.1 The demonstration of SUPREM as a vehicle to accept models for oxidation, epitaxy and ion implantation. The oxidation models discussed earlier for substrate doping, orientation and ambient effects have been implemented. A first order model for ion implantation clustering (precipitation) is also available as well as coupled species models for boron and arsenic.
- 4.2.2 The use of SUPREM and a one-dimensional bipolar device simulation program to predict bounds on the transport current for observed profile variations across the wafer.
- 4.2.3 The development of a statistical bipolar transistor model which predicts 75% of all observed parameter variations using only the parameter distribution for transport current. This model requires a factor of ten fewer statistical variables and correctly predicts parameter correlations.
- 4.2.4 The demonstration of an efficient Poisson solution program for two-dimensional devices of arbitrary electrode and doping profile geometries. Preliminary results on finite element analysis programs for time-domain carrier transport and bipolar emitter sidewall current transport are discussed.
- 4.2.5 The fabrication and evaluation of test structures which identify key geometry-limiting effects for DMOS, bulk CMOS and SOS device technologies.
- 4.2.6 Implementation of circuit simulation capabilities for geometrybased macro models and statistical process models. The statistical capabilities also include a facility for equation parsing.

Further details on each of these topics is given in section 4.3.

4.3 Discussion of Results

During the past six months the basic building blocks have been demonstrated for constructing statistical device models and predicting first order process dependencies and control conditions directly from process variables. Results of this work [4.1-4.6] illustrate feasibility both for bipolar and MOS technologies of the most recent results.

4.3.1 Process Simulation

An essential tool for efforts described below is a process simulator. This tool is needed to merge technology specific processing information with the general process modeling results described in previous sections. A process simulator called SUPREM [4.7-4.8] is presently being developed to meet these modeling needs. Fig. 4.1a shows a typical program input data and output plot for a multi-step boron processing sequence. Further details of the program structure and use are given elsewhere [4.8]. The basic simulation capabilities are shown in Fig. 4.1b. Using SUPREM, a multi-step process can be simulated to obtain a set of impurity profiles. Typical results are shown in Figs. 4.2a and 4.2b for a double-diffused bipolar process and a CMOS field threshold control implant. The subsequent use of the profiles for device and statistical process design are given below.

4.3.2 Bipolar Device Simulation

A first generation capability for simulating bipolar transistor performance directly from process specifications has been demonstrated [4.9]. As a result of present efforts this work has been extended to include device

Device <u>simulator</u> in this report means direct output of device model parameters. Device <u>analysis</u>, as described later, means two-dimensional analysis of the device physics. The output from the device analysis programs must be post-processed to generate model parameters.

simulation based on profiles from SUPREM and outputs which bracket observed device parameter variations [4.1-4.2]. Fig. 4.3a shows a comparison of nominal simulated and measured device parameters. Fig. 4.3b shows a comparison of typical parameter spreads based on measured process spread and the corresponding spread obtained by simulation. Fig. 4.3c shows the calculated upper and lower bounds on the measured distribution for $I_{\rm S}$. The summary of results to date can be stated briefly. Using process inputs an adequate prediction of nominal device parameters as well as correct bounds on parameter variations can be achieved. However, the device simulators presently available are constrained to first-order formulations. Hence, many of the physical effects observed in high performance devices cannot yet be predicted. For example, a sidewall injection in bipolar devices and short-channel punch-through in MOS transistors are effects which are not modeled. Continuing efforts in device analysis, as described in section 4.3, are necessary to predict parameters associated with two-dimensional device efforts.

4.3.3 Bipolar Device Parameter Correlations

The observed parameter distributions such as the one shown in Fig. 4.3c describe only scalar relationships. That is, similar distributions for other parameters might initially be considered as independent. However, evaluation of experimental data reveals the expected result that device parameters are correlated [4.3,4.4]. Fig. 4.4a shows the plot of parameters I_S and β_F across a wafer [4.4]. The coefficient R defines the degree of correlation. A perfect straight line fit gives a value of ± 1 indicating perfect correlations; if the data points i.e. within a circle, a value of 0 indicates no correlation. Fig. 4.4b gives a graphical interpretation of R in terms of the major and minor axis dimensions of an ellipse which circumscribes the data points.

The correlation coefficient assumes linear relationships of the form:

$$Y = M X + C \tag{4.1}$$

For the parameters $\boldsymbol{I}_{\boldsymbol{S}}$ and $\boldsymbol{\beta}_{\boldsymbol{F}},$ first order theory predicts that:

$$I_{S} = \frac{q \operatorname{An}_{i}^{2}}{\operatorname{GU}_{B}} \tag{4.2}$$

and
$$\beta_F = \frac{GU_E}{GU_B}$$
 (4.3)

where A is the emitter area and

$$GU_{B} = \int_{Base} \frac{N_{A}(x)}{D_{n}} dx , \qquad (4.4a)$$

$$GU_{E} = \int_{\text{Emitter}} \frac{N_{D}(x)}{D_{p}} dx \qquad (4.4b)$$

To the extent that variations in A and GU_E are negligible, it follows that I_S and β_F should be perfectly correlated based on variations in GU_B .

In fact, the observed correlation coefficient is 0.55 in Fig. 4.4a. To understand the observed correlation, other experiments were pursued. The correlation plots for I_S on devices where the area A was varied, indicate that the GU_B variations account for 87% of the observed I_S variations. Using $1/I_S$ to estimate GU_B and β_F/I_S to estimate GU_E , it was determined that the

correlation for GU_B and GU_E was .94, reflecting the coupling between emitter and base impurity distributions. Although these studies do not resolve completely the physics of the observed I_S vs. β_F correlation, this is not surprising. The first order model neglects emitter space charge and surface effects. The two-dimensional device analysis efforts will provide a more complete basis for understanding the physics and predicting the correlations directly.

An example of the application of the parameter correlation studies is illustrated in Fig. 4.5a which shows the correlation coefficient matrix for the normal-active Gummel-Poon bipolar transistor model parameters [4.10] assuming the linear form for correlations given by eq. (4.1). A factor analysis study of the data has shown that 75% of all parameter variations can be predicted by the model shown in Fig. 4.5b [4.3,4.4]. Plausibility for such a model can be argued based on the high correlation coefficients observed for $I_{\rm S}$ in Fig. 4.5a. This simple model has the key feature that $I_{\rm S}$ controls all other parameter variations. This simplifies the characterization process as well as specifications for process control. The dominance of $I_{\rm S}$ in all parameter correlations is characteristic of a phosphorus emitter bipolar technology.

4.3.4 Two-Dimensional Device Analysis

The bipolar transistor example used in the preceding sections is based on one-dimensional impurity profiles and device simulation. However, two-dimensional analysis is essential for small geometry MOS and bipolar devices. Present efforts focus on three aspects of device analysis. First, an efficient two-dimensional Poisson solution program has been developed and used to solve for potential distributions in devices with a variety of electrode and doping density configurations. Figure 4.6 shows the solution for

the equipotential lines within a buried channel CCD structure. The solution method follows that described elsewhere [4.11]. Ongoing work will define the transport limits for CCD structures based on electrostatic and dynamic charge effects. The second activity in device analysis is aimed at twodimensional carrier transport including time domain effects such as charge pumping in SOS devices. The computer program used for this analysis is at an early stage of development. A finite element method is used to conserve grid allocations [4.12]. Figure 4.7 shows the grid used for an SOS MOSFET example which is the principle test example. Bench marks of this finite element analysis program for Poisson and transport solutions will be available within the next six months. The third effort in device analysis addresses minority charge storage in the sidewall of bipolar transistors. This effort has demonstrated that the sidewall charge can be estimated using triangular finite elements whose dimensions can be changed to follow current flow paths. Error limits for this quasi two-dimensional approach are being studied. The next objective of this work will be to directly incorporate the method into a device simulator.

4.3.5 Test Structure Results

Two-dimensional device analysis which predicts geometry and impurity dependent effects requires corroborative experimental data. Three sets of test structures for high performance MOS technologies have been fabricated and evaluated. The lateral spread of CMOS channel-stop diffusions are being characterized using special FET structures. Preliminary results show that MOSFETs with channel length parallel to the channel stop diffusion and width dimension across the diffusion can be used to obtain quantitative profile information for diffusions of widths of 3 µm and less. A detailed

analysis of the data will continue during the next six months. SOS test structures fabricated by Hewlett-Packard have been characterized. Device measurements show that for channel lengths less than 10 µm both avalanche generation of carriers and charge-pumping affect dynamic conductance. Present efforts are now focused on two-dimensional device analysis to provide the tools necessary to separate the effects of the two phenomena. The characterization of DMOS/VMOS structures is the final topic to be discussed in this section.

Results of a DMOS/VMOS study are a final illustration of process modeling for high performance MOS technologies [4.5, 4.6]. Figure 4.8a shows a cross section view of devices which are fabricated simultaneously. Fig. 4.8b shows vertical impurity profiles for two fabrication runs which scale the physical channel length from a maximum of 2 µm to a minimum of .5 µm. Figure 4.9a shows a plot of the linear region gain constant vs. inverse of physical "channel" length. The deviation from a constant slope for channel lengths less than 1 µm indicates the onset of transport which violates the one-dimensional and gradual channel approximations. At high drain voltages the behavior also violates conventional theory in that the depletion region spreads primarily into the n-type epitaxial region. Fig. 4.9b shows plots of observed output conductance compared with conventional theory and calculations based on a solution of Poisson's equation. The plots include data for devices with three different channel lengths. Model parameters for theoretical curves shown in Fig. 4.9b and the L_F data for Fig. 4.9a are based solely on spreading resistance data.

The structures and data shown in Figs. 4.8 and 4.9 represent preliminary considerations for one specific technology. Channel length limitations and two-dimensional carrier transport effects depend critically on spreading resistance data.

The structures and data shown in Figs. 4.9 and 4.10 represent preliminary considerations for one specific technology. Channel length limitations and two-dimensional carrier transport effects depend critically on fabrication technology constraints. Availability of structures to characterize technology parameters and small geometry effects are essential for both device analysis and statistical circuit modeling.

4.3.6 Macromodels and Statistical Circuit Modeling

Circuit simulation is the primary synthesis and verification today for IC design. However, with increased circuit complexity, it has become increasingly difficult for the designer to efficiently control both geometry and technology inputs which effect circuit performance. For high performance devices, it is essential that both factors be accounted for since each can affect yield and performance. Two contributions are discussed in this section which enhance the designers ability to predict and control circuit performance based on direct input of a minimum set of variables related to device geoemetry and fabrication process.

For purposes of multiple cell design, a circuit simulator must provide a convenient format for assembling and scaling the sub-blocks to achieve accurate predictions of circuit performance. Figure 4.10a shows a circuit topology where area scaling of devices is essential to achieve optimum output speed and voltage drive capabilities. Each sub-block in Fig. 4.10a contains an area-scaled pair of CMOS devices as shown. Figure 4.10b shows the circuit simulation input file used to model this circuit. The macro-model allows the area scaling to be inputted directly from sub-block specifications. Internal program computations will reduce the macro-models to tabled sets of parameters for efficient simulation.

Statistical modeling with direct coupling to process-dependent parameters is the second which controls circuit performance. It was demonstrated in section 4.3.3 that frequently the device model parameters are interrelated parametrically based on process-dependent physical parameters. Figure 4.11 shows a statistical model implemented using the notation described by McCalla [4.13]. The data for an RTL inverter are given as an illustration and only $\beta_F,\ \beta_R$ and I_S are specified on the MODEL card. The output can include a plot of delay time vs. I_S or other circuit parameters as desired. The statistical cards shown in Fig. 4.11 illustrate several features. First, only the model card has changed from the conventional circuit simulator form. It is also possible to specify the distribution on separate cards, allowing the conventional model to remain unchanged. Second, β_F and β_R are specified in terms of EQN 1 which is a user-defined equation. The equation is defined in terms of two constants M and C which represent the general form given in Fig. 4.5b:

parameter =
$$MI_S + C$$
 (4.5)

Third, each parameter equation references I_S and the value of I_S is taken from the distribution P1 according to EQN 2. Hence, I_S and its distributions control all other device parameters on the model card.

The output can include a plot of delay time vs. I_S or other circuit parameters as desired. The statistical cards shown in Fig. 4.11 illustrate several features. First, only the model card has changed from the conventional circuit simulator form. It is also possible to specify the distribution on separate cards, allowing the conventional model to remain unchanged. Second, β_F and β_R are specified in terms of EQN 1 which is a

user-defined equation. The equation is defined in terms of two constants M and C which represent the general form given in Fig. 4.5b:

parameter =
$$MI_S + C$$
 (4.5)

Third, each parameter equation references I_S and the value of I_S is taken from the distribution P1 according to EQN 2. Hence, I_S and its distributions control all other device parameters on the model card.

The results shown in Fig. 4.11 represent preliminary results in implementing a statistical design language. Further work will demonstrate feasibility in using this language for analysis of a variety of statistical device models and circuit design examples. These applications are critical in demonstrating the overall capabilities for statistical design. The basic premise of this effort states that proper design centering can make it possible to achieve acceptable circuit yields. This design centering requires accurate device models which account for parameter correlations. In addition the underlying process variations must be understood so that designs can be centered within controllable limits. The proposed statistical circuit simulation capabilities will make it possible to simulate spreads in circuit parameters resulting from process variations.

4.4 Conclusion

In conclusion, Fig. 4.12 shows in block diagram form how the SUPREM program relates to the research efforts to be discussed. SUPREM, based on fabrication process specifications, generates doping profiles and associated physical and electrical information. The objective of the work discussed is

to develop device and circuit simulation tools to use directly the SUPREMgenerated data. Specifically, device simulation and device analysis based on SUPREM input can generate Poisson and transport solutions for one- and eventually two-dimensional device structures. In addition, the electrical device model parameters can be generated for circuit simulation. A key point to be emphasized here is that in addition to determining model parameters from the device simulation, the underlying process and geometry sensitivities can be explained using the SUPREM capabilities. The final block in Fig. 4.12 indicates that circuit simulation based on device model equations is available. This report focuses on two aspects of circuit simulation -- geometry scaling and statistical circuit modeling. These capabilities are essential for understanding the distributions of circuit performance parameters -propagation delay $\boldsymbol{\tau}_{d}$ for example -- which result from both process and device geometry variations. The ability to simulate and understand process control variables has a direct relationship to yield and circuit reliability. The underlying assertion of the device simulation and statistical circuit modeling efforts is that for custom IC's the availability of computer tools will enhance reliability, procurement speed and technology documentation. Reliability depends on a precise understanding of technology limits and device sensitivities with process and geometry variations. These limits and sensitivities can be predicted using the tools discussed above.

Device Simulation and Statistical Circuit Modeling

- [4.1] Dutton, R.W., D.A. Divekar, A.G. Gonzalez and S.E. Hansen, "Correlation of Fabrication Process and Electrical Device Parameter Variations," IEEE IEDM Tech. Digest, Paper 24.5, Dec. 1976, pp. 609-613.
- [4.2] Dutton, R.W., D.A. Divekar, A.G. Gonzalez, S.E. Hansen, and D.A. Antoniadis, "Correlation of Fabrication Process and Electrical Device Parameter Variations," to be published in IEEE J. of Solid-State Circuits, Vol. SC-12, Aug. 1977.
- [4.3] Divekar, D.A., R.W. Dutton and W.J. McCalla, "Bipolar IC Device Statistics An Experimental Study," <u>Proc. of IEEE ISCAS</u>, Paper S15.3, April 1977, pp. 565-569.
- [4.4] Divekar, D.A., R.W. Dutton and W.J. McCalla, "Experimental Study of Gummel-Poon Model Parameter Correlations for Bipolar Junction Transistors," submitted to IEEE J. of Solid-State Circuits.
- [4.5] Combs, S.R., D.C. D'Avanzo and R.W. Dutton, "Characterization and Modeling of Simultaneously Fabricated DMOS and VMOS Transistors," IEDM Technical Digest, 1976.
- [4.6] D'Avanzo, D.C., S.R. Combs, and R.W. Dutton, "Effects of the Diffused Impurity Profile on the DC Characteristics of VMOS and DMOS Devices," IEEE J. Solid-State Circuits, Aug. 1977.
- [4.7] Dutton, R.W., A.G. Gonzalez, R.D. Rung, and D.A. Antoniadis, "IC Process Engineering Models and Applications," Semiconductor Silicon 1977, presented at the Spring Electrochemical Society Meeting, Philadelphia, May 9-13, 1977, pp. 910-922.
- [4.8] Antoniadis, D.A., S.E. Hansen, R.W. Dutton, A.G. Gonzalez, "SUPREM I -- A Program for IC Process Modeling and Simulation," Stanford Technical Report SEL 77-006, May 1977.
- [4.9] Gonzalez, A.G., S.R. Combs, R.W. Gill, and R.W. Dutton, "Fabrication Process Modeling Applied to IC NPN Transistors Using a Minicomputer," International Electronics Convention 1975, August 25-29, Sydney, Australia.
- [4.10] Nagel, L.W. and D.O. Pederson, "Simulation Program with Integrated Circuit Emphasis (SPICE)," presented at the 19th Midwest Symp. Circuit Theory, Waterloo, Ont., Canada, April 1973.
- [4.11] Kennedy, D.P., "Computer Aided Engineering of Semiconductor Integrated Circuits," Research and Development Technical Report, ECOM-75-1344-1, April 1976.
- [4.12] Barnes, J.J., R.J. Lomax, "Finite Element Simulation of GaAs MESFETS with Lateral Doping Profiles and Submicron Gate," IEEE Trans. Electron Devices, Vol. ED-23, No. 9, Sept. 1976, pp. 1042-1048.
- [4.13] McCalla, W.J., "Computer-Aided Circuit Simulation Techniques," EE 392B Course Notes, Stanford University, Spring 1977.

Output Data



COMM [ON | MPLENT (NOIOL)

810 17062|MPL. (LL=16. 035611.0614. AREVASE

CC V 01001104 (047/A61/AF)

SIF 170-051). | Invalided. | Indel8. MOULEOUTS, MODICOIFF

160 170-061). | Invalided. | Indel8. MOULEOUTS, MODICOIFF

165 170-06110. | Invalided. | Indel8. MODICOIFF

166 170-06110. | Invalided. | Indel8. MODICOIFF

167 170-06110. | Invalided. | Indel8. MODICOIFF

166 170-06110. | Invalided. | Indel8. MODICOIFF

167 170-06110. | Invalided. | Indel8. MODICOIFF


168 170-06110. | Invalided. | Indel8. MODICOIFF

168 170-06110. | Invalided. | Indel8. MODICOIFF

169 170-06110. | Invalided. | Indel8. MODICOIFF


169 170-06110. | Invalided. | Indel8. MODICOIFF

160 170-06110. | Invalided. | Inval




(a)

SUPREM
MULTI STEP PROCESS SIMULATOR



(b)

Figure 4.1. The SUPREM program (a) input and output examples, and (b) the overall program structure.






Figure 4.2. Two output plots from SUPREM (a) a boron redistribution example, and (b) boron and arsenic profiles for a bipolar process.

83:

Perameter	Simulated	Heanured	
1 ₅ (A)	7.15 × 10 ⁻¹⁶	7.64 x 10 ⁻¹⁶	
B _F	184.00	174.00	
R _C (n)	34.50	47.83	
v _A (v)	20.20	17.67	
COCR (PF)	0.391	0.36	
¢ _{CB} (V)	0.57	0.51	
C _{OEB} (PF)	0.50	0.52	
♦ _{EB} (V)	0.721	0.77	
T (PSEC)	131.00	179.00	

Parameter	Variation	Measured Variation	
	Simulation		
XJE8	± 5.41x	± 7%	Spreading resistance measurements on the test
XINC ,	± 3.86X	± 4.62X	
Buitter Sheet			vafer
Resistance .	± 2.952	± 3.41	
Pinched Base			
Sheet Resistance	±19.142	± 29%	
1 _s	+36.82	± 402	Device measurements
C _{OEB}	± 9.22	± 8.32	on test chip

(b)

(a)




Figure 4.3. Simulated and measured parameters for a bipolar device technology: (a) nominal transistor electrical parameters, (b) physical and electrical variations, and (c) measured I_S distribution and simulated bounds (dashed).




Figure 4.4. Electrical parameter correlations. (a) Scatter plot for I_S and β_F with correlation coefficient of R = .55, and (b) physical interpretation of R factor.

$$X_i = k X_j + c$$

	Br	$\beta_{\rm B}$	Rpn	fr	Is	Rr	ne	Rn	VA	Cz	Corn	pen.	m
Br	1.0	.73	.26	.34	.55	15	- 06	.01	6	.01	.22	13	.6
BH		1.0	.76	.57	.9	30	.32	.57	00	.51	24	.25	.66
Rep			10	.56	83	.8	.67	.2	7	.71	7	.62	.31
fT				1.0	.6	1	.44	.211	-54	.43	-,55	.41	.28
Is					10	54	.58	56	81	.77	44	.35	.59
RE						1,0	.66	2	38	.64	78	.60	.01
ne							1.0	.11	25	.02	72	.66	.04
Re								1.0	-42	.23	.15	22	.55
V _A									1.0	46	.23	2	56
C2										1.0	-,6	.45	.26
ÇOEB											1.0	7	01
фrn												.1,0	- 21
m _{EB}							-						1.0

(a)

$$R_{T} = 5.98 \ T_{S} + 139.99$$

$$R_{R} = 0.19 \ T_{S} + 1.2$$

$$R_{PB} = 26.39 \ T_{S} + 23.19 \qquad (K-Ohms)$$

$$R_{B} = 45.27 \ T_{S} + 759.85 \qquad (Ohms)$$

$$C_{2} = 30.63 \ T_{S} - 136.85 \qquad (Ohms)$$

$$R_{E} = 0.06 \ T_{S} + 1.2$$

$$R_{E} = 0.28 \ T_{S} + 3.86 \qquad (Ohms)$$

$$V_{A} = -10.95 \ T_{S} + 106.53 \qquad (Volts)$$


$$T_{T} = 15.87 \ T_{S} + 582.67 \qquad (Yolts)$$

$$C_{OEB} = -0.01 \ T_{S} + 0.5933 \qquad (Pf)$$

$$R_{EB} = 0.01 \ T_{S} + 0.31 \qquad (Volts)$$


$$T_{EB} = 0.01 \ T_{S} + 0.71 \qquad (Volts)$$

Figure 4.5. Statistical bipolar device model: (a) correlation coefficient matrix and (b) reduced model form based on linear regression.




BURIED CHANNEL CCD


Figure 4. 6. Buried channel CCD structure and plot of simulated equipotential surfaces.



- A two-dimensional finite element mesh for SOS MOSFET. Figure 4.7.

(a)










Figure 4.8 DMOS/VMOS test structure. (a) Fabrication sequence, and (b) vertical doping profile for different channel-length designs.









Figure 4.9 Electrical device characteristics for the VMOS structures: (a) linear region plot of ß vs YLE and (b) output conductance plots and comparison with model results.






Figure 4.10. Macromodeling: (a) equivalent circuit for CMOS inverter drain, and (b) circuit simulator input including device area-scaling feature.

```
SIMPLE RTL INVERTER CIRCUIT
VCC 2 0 DC 5
VIN 1 0 PULSE 5 0 2N 2N 2N 34N 40N
    2 4 1
RB 1 3 10
01
    4 3 0 QMOD
MODEL QMOD NPN BFM 175 EQUATION EQN1 (5.98,QMOD: IS, 139.99)
              BRM 2.2 EQUATION EON1 (0.19,0400:15,1.2)
               IS 6.8E-16 EQUATION EQN2 (P1)
* USE OF DUMMY PARAMETERS
PI DISTRIBUTION TABLE TPI NOMINAL MEAN
EQUATION EQN2 (x) = x * 1E-16
EQUATION EQN1 (M, X,C) = M * X * 1E16 + C
TABLE TP1 CONTINUOUS DENSITY
+ 4.0,0 4.8,10 5.6,13 6.4,3
                 8.8,0
+ 7.2,4
                         9.6,2
         8.0,3
END
```

Figure 4. 11. RTL inverter circuit and statistical circuit simulator input format. EQN 1 defines parameter correlation equations and EQN 2 gives I_S distribution data.




Fig. 4.12.

5. SUPREM I -- A PROGRAM FOR IC PROCESS MODELING AND SIMULATION

The Stanford University PRocess Engineering Models (SUPREM) program is a computer simulator capable of simulating most typical IC fabrication steps. The program is designed so that these steps can be simulated either individually or sequentially, just as they would occur during the actual fabrication process. The output of the program, available at the end of each step, consists of the one-dimensional profiles of all the dopants present in the silicon and silicon-dioxide materials. These profiles are displayed in various formats including line-printer printout, line-printer plots, and high-resolution (Calcomp type) plot. It is understood that, in sequential step simulation, the output of a process step constitutes the initial conditions for the following one. The junction depths and sheet resistances of all n or p layers formed during the process are also calculated.

The fabrication-step simulation is based on several process models.

The models implemented in SUPREM are the following:

- (1) oxidation/drive-in
- (2) predeposition through the surface (gaseous or solid)
- (3) epitaxial growth
- (4) ion implantation
- (5) etching
- (6) oxide deposition

Solid-state diffusion is fully accounted for in any of the above models involving high temperature.

Communication between the user and SUPREM has been made as simple as possible. The input file consists of free format statements involving key

words and numbers. Typically, a single processing step can be simulated with an input specification involving less than 60 alphanumeric characters.

Several physical parameters have been stored in the program and constitute the default values used by the models. They may be overridden by user-specified parameters.

The following table lists the organizations currently using the SUPREM program.

Table I

PARTIAL LIST OF DISTRIBUTED COPIES OF SUPREM

Government

Randy Reitmeyer ECOM, Fort Monmouth, N.J. Tom Leedy 2. National Bureau of Standards Bill Bundy 3. National Security Agency Brian Biehl Harry Diamond Laboratories

DOD Contract Holders

John Choma TRW Defense and Space Systems Group Hughes Aircraft Co., Carlsbad Research 2. Center Michael Jack Sandia Laboratories Chuck Gwyn 4. Northrop Corporation, Northrop Research and Technology Center F.W. Pfeiffer

Industry U.S.A.

RCA Solid State Division, Sommerville, N.J. Bell Laboratories a. Allentown, Penn.b. Murray Hill, N.J. c. Holmdel, N.J. 3. Intel Prime Computer Inc. 5. Texas Instruments, Dallas, Texas Tektronix, Beaverton, Ore. 7. Signetics, Santa Clara, CA 8. Litronix: Advanced LSI Technology Inc. Cupertino, CA Control Data Corporation, Minneapolis, Minn.

 Bell Northern Research
 National C.S.S., Santa Clara, CA 12. National Semiconductor, Los Altos, CA 13. Xerox, El Segundo, CA Philips Laboratories, Briarcliff Manor, Solid State Scientific, Montgomeryville, Penn. Hewlett-Packard, Corporate Engineering,

Palo Alto a. Loveland Instruments Division Microwave Semiconductor Division c. Solid-State Laboratoryd. Integrated Circuits Laboratorye. Data Systems Division

f. Colorado Springs Division

Chris Davis

Paul Langer Dr. Jacques Ruch Alexander Voshchenkov Chris Martensen Mike Payne Dr. William Daughton Dr. Doug Ritchie Tak Young

Molz B. Khambaty Chuck Naber Michael Caughey Mr. Wong Darrell Erb Keming W. Yeh Jerry S. Sullivan Jeff Steinwedel

Hal Daseking Dick Toftness Craig Snapp Ken Lisiak Skip Rung Wei Wu Grant Somners

Table I (cont'd)

Industry Foreign

Centre Electronique Horloger, Switzerland

Heinz W. Luginbuhl

Educational Institutions

1. University of Maryland

University of California, Berkeley University of Toronto 2.

3.

Prof. H.C. Lin David Angst Prof. C.A.T. Salama

6. ONE DAY SYMPOSIUM ON PROCESS MODELING

A one day symposium was held at Stanford University on July 8, 1977, on Integrated Circuit Process Engineering Models. The main objective was to provide a summary of our recent advances in predicting and understanding ion implantation, diffusion, oxidation and epitaxy. The content of the symposium reflected ongoing research at Stanford under DARPA sponsorship. In all, six presentations were given to review the progress and stimulate the dialogue between researchers and users. Copies of three reports covering most of our recent work were distributed.

A wide cross section of people from industrial, educational and government organizations attended the symposium (see attachment 1), reflecting a widespread interest in this research program. Many of the attendees expressed desire (1) to get more information on our process modeling activities, (2) to get a copy of our process modeling computer program SUPREM I, (3) to be on our mailing list to get information on the future progress. We have thus far disseminated 28 copies of SUPREM I on magnetic (see attachment 2) tape and have a dozen additional requests for copies.

All of the presentations were recorded on video tapes for later use. Because of the immense interest shown by several industrial, educational, and government organizations, copies of the video tape will be shortly available for wide distribution. This will be highly useful for those who could not attend the symposium and for internal use at industrial locations.

During and after the symposium, discussions took place between the researchers working on this program and the attendees, which brought out interesting points. People remarked that they have rarely seen such an

integrated research program involving people from disciplines and organizations. Interesting technical questions were raised, which will be helpful to us in the future.

DISTRIBUTION LIST

No. of Copies		No. of Copies	
1	HQDA (DAMA-ARZ-D) Dr. F. D. Verderame Washington, D. C. 20310	12	Defense Documentation Center Cameron Station Alexandria, VA 22314
2	Commander, MIRCOM Redstone Scientific Inf. Ctr. Attn: Chief, Document Section Redstone Arsenal, AL 35809	1	Commander, DARCOM Attn: DRCDE 5001 Eisenhower Avenue Alexandria, VA 22333
1	Commander US Army Aeromedical Research Lab. Attn: Library Fort Rucker, AL 36362	. 1	Commander, Picatinny Arsenal Attn: SARPA-FR-S Building 350 Dover, NJ 07801
2	Commandant US Army Ordnance School Attn: ATSL-CD-OR Aberdeen Proving Gnd., MD 21005	2	Commander Picatinny Arsenal Attn: SARPA-TS-S #59 Dover, NJ 07801
1	Commander US Army Intel. Ctr. & School Attn: ATSI-CD-MD Fort Huachuca, AZ 85613	1	Director US Army Ballistic Res. Labs Attn: DRXBR-LB Aberdeen Prov. Ground, MD 21005
1	Commandant US Army Air Defense School Attn: ATSA-CD-MC Fort Bliss, TX 79916	1	Commander, Picatinny Arsenal Attn: SARPA-ND-A-4 (Bldg. 95) Dover, NJ 07801
1	Commandant US Army Military Police School Attn: ATSJ-CD-M-C Fort McClellan, AL 36201	1	Director Ballistic Missile Defense Advanced Technology Center Attn: ATC-R P. O. Box 1500 Huntsville, AL 35807
1	Commander Harry Diamond Laboratories Attn: Library 2800 Powder Mill Road Adelphi, MD 20783	2	Commander HQ, Fort Huachuca Attn: Technical Reference Div. Fort Huachuca, AZ 85613
1	Commander, TARCOM Attn: DRDTA-RH Warren, MI 48090	2	Commander US Army Elec. Prov. Ground Attn: STEEP-MT Fort Huachuca, AZ 85613

No. of Copies		No. of Copies	
1	Commander USASA Test & Eval. Ctr. Attn: IAO-CDR-T Fort Huachuca, AZ 85613	1	Commander US Army Aviation Sys. Cmd. Attn: DRSAV-G P. O. Box 209 St. Louis, MO 63166
1	Commander US Army Signals Warfare Lab. Attn: DELSW-OS Arlington Hall Station Arlington, VA 22212 Commander	1	Director US Army Material Systems Analysis Act. Attn: DRXSY-T Aberdeen Prov. Ground, MD 21005
1,	US Army Research Office Attn: DRXRO-IP P. O. Box 12211 Research Triangle Park, NC 27709	2	Commander US Army Logistics Center Attn: ATCL-MC Fort Lee, VA 22801
1	Commander US Army Research Office Attn: DRXRO-PH (Dr. R.J. Lontz) P. O. Box 12211	1	Commander US Army Nuclear Agency Fort Bliss, TX 79916
1	Research Triangle Park, NC 27709 Commander, AVRADCOM Attn: DRSAV-E	2	Directorate of Combat Devel. US Army Armor School Attn: ATZK-CD-MS Fort Knox, KY 40121
2	P. O. Box 209 St. Louis, MO 63166 Commander US Army Eng. Topographic Labs	3	Commandant US Army Aviation Center Attn: ATZQ-D-MA Fort Rucker, AL 36362
	Attn: ETL-TL-EA Fort Belvoir, VA 22060	1	Commandant US Army Institute for
1	CO, US Army Tropic Test Center Attn: STETC-MO-A (Tech. Library Drawer 942 Fort Clayton, Canal Zone 09827)	Military Assistance Attn: ATSU-CTD-MO Fort Bragg, NC 28307
1	Commander US Army Security Agency Attn: IARDA-IT	1	Commander US Army Missile Command Attn: DRSMI-RE (Mr. Pittman) Redstone Arsenal, AL 35809
	Arlington Hall Station Arlington, VA 22212	1	Harry Diamond Laboratories Department of Army Attn: DELHD-RCB (Dr. J. Nemarich) Adelphi, MD 20783

No. of Copies		No. of Copies	
2	Division Chief	1	Chief, Intel. Material Dev.
	Meteorology Division		& Support Office
	Counterfire Department		Electronic Warfare Lab, ERADCOM
	Fort Sill, OK 73503		Fort Meade, MD 20756
1	Commander		Commander
	US Army Material Systems		US Army Research & Dev. Command
	Analysis Agency		Fort Monmouth, NJ 07703
	Attn: DRXSY-T		
	Aberdeen Prov. Grd., MD 21005	1	DELEW-D
		3	DELCS-D
2	Project Manager, REMBASS	1	DELAS-D
	Attn: DRCPM-RBS	1	DELSD-AS
	Fort Monmouth, NJ 07703	1	DELET-DD
		2	DELET-DT
1	Commandant	3	DELET-I
	US Army Signal School	1	DELET-I (CPC Clerk)
	Attn: ATSN-CTD-MS	1	DELET-P
	Fort Gordon, GA 30905	1	DELSD-L
		1	DELSD-D
2	Commander	1	DELET-D
	US Army Satellite Comm. Agcy.	25	DELET-ID
	Attn: DRCPM-SC-3	1	DRDCO-COM-RO
	Fort Monmouth, NJ 07703	1	USMC-LNO
		1	AFTE-LO-EC
1	TRI-TAC Office		
	Attn: TT-SE		Commander
	Fort Monmouth, NJ 07703		US Army Comm. & Electronic
			Material Readiness Command
1	Commander		Fort Monmouth, NJ 07703
	US Army Tank-Automotive Command		
	Attn: DRDTA-RH	1	DRSEL-PL-ST
	Warren, MI 48090	1	DRSEL-MA-MP
		2	DRSEL-MS-TI
1	Director, Night Vision Lab.	1	DRSEL-PP-I-PI
	US Army Electronics R & D Cmd.	2	DRSEL-PA
	Attn: DELNV-D		
	Fort Belvoir, VA 22060	1	MIT-Lincoln Laboratory
			Attn: Library (RM A-082)
1	Chief, Office of Missile		P. O. Box 73
	Electronic Warfare		Lexington, MA 02173
	Electronic Warfare Lab, ERADCOM		
	White Sands Missile Range		
	W W 99000		

New Mexico 88002

No. of Copies

No. of Copies

- NASA Scientific & Tech.
 Inf. Facility
 Baltimore/Washington
 Intl. Airport
 P. O. Box 8757
 Maryland 21240
- National Bureau of Standards Bldg. 225, Rm. A-331 Attn: Mr. Leedy Washington, D. C. 20231
- 1 Commander/Director
 Atmospheric Sciences Lab.
 US Army Electronics R & D Cmd.
 Attn: DELAS-SY-S
 White Sends Missile Range
 New Mexico 88002
- 2 Advisory Group on
 Electron Devices
 201 Varick St., 9th Floor
 New York, NY 10014
- 1 Metals and Ceramics Inf. Ctr. Battelle 505 King Avenue Columbus, OH 43201
- Plastics Tech. Eval. Center Picatinny Arsenal, Bldg. 176 Attn: Mr. A. M. Anzalone Dover, NJ 07801
- 1 Commander
 US Army Avionics Lab.
 AVRADCOM
 Attn: DAVAA-D
 Fort Monmouth, NJ 07703
- 1 Ketron, Inc. Attn: Mr. Frederick Leuppert 1400 Wilson Blvd., Archit. Bldg. Arlington, VA 22209

1 CINDAS
Purdue Industrial Res. Park
2595 Yeager Road
W. LaFayette, IN 47906